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Abstract
A fuzzy processor is programmed to provide an
optimum output for solving a given problem. It could
theoretically solve any problem (from a static point of
view) if it is an universal approximator. This paper
addresses the design of fuzzy processors aiming at a
twofold objective: efficient adaptive approximation
of different and even dynamically changing surfaces
and hardware simplicity. Adequate programmable
parameters and a fully-parallel architecture are select-
ed. Mixed-signal blocks based on digitally pro-
grammed current mirrors are employed. Error-de-
scent learning algorithms for tuning are discussed.
Adaptive behavior is illustrated with an application to
the on-line identification of a nonlinear plant.
I. Introduction
Fuzzy systems have drawn a great attention for
their capability of translating expert knowledge ex-
pressed by linguistic rules into a mathematical frame-
work. This is very interesting because as processes
become more complex (non-linear and/or changing
over time), the ability to describe them mathematical-
ly decreases and all that can be available is a linguistic
description.
A typical multi-input single-output fuzzy system
contains a set of IF-THEN rules like the following:
Rule i: IF x1 is A1i and ... and xu is Aui THEN y is Bi
where xj (j=1,..., u) are the input and y is the output
variables while Aji (i=1, ..., R) and Bi are, respective-
ly, the antecedents’ and consequent’s fuzzy sets that
represent linguistic values like “very big”, “small”,
etc.
The inference is accomplished after three stages.
The first one is fuzzification or calculation of the
membership degrees, µji, of xj to Aji. The second stage
is rule processing, which is performed by (a) comput-
ing each rule’s activation degree, hi = ∧j µji (where ∧
is a T-norm operator like the minimum, product, etc.),
(b) by calculating each rule’s conclusion, y’i = hi ∧ Bi,
and (c) by computing its aggregation, y’ = ∨i y’i
(where ∨ is a T-conorm operator like the maximum,
sum, etc.). The last stage is defuzzification, which is
aimed at obtaining a crisp output (by implementing a
mean-of-maximum operator, a centroid, etc.) [1]. The
crisp output provided by the fuzzy system not only
depends on its rule base and its antecedents and con-
sequents but also on the different operators employed
to implement the T-norms, the T-conorm, and the de-
fuzzification. To make an efficient selection of these
operators, the designer should consider towards
which applications the fuzzy system is addressed and
how it is going to be implemented.
Fuzzy systems have been widely implemented
with software on standard digital processors. Howev-
er, when real-time operation and/or low area and
power consumption are required the adequate solu-
tion is to implement them with dedicated hardware.
An application specific fuzzy integrated circuit is the
optimum solution for a particular problem. On the
other side, a general-purpose fuzzy chip or fuzzy pro-
cessor is better when a wide range of applications is
considered. Among the applications of fuzzy systems
there are fields like control and identification of non-
linear dynamical processes, nonlinear channel equal-
ization, adaptive noise cancellation, and generation of
linearizing or conditioning functions for nonideal
sensors or signal pre-distortion [2-3]. While an appli-
cation specific fuzzy IC provides a fixed output sur-
face, a fuzzy processor should provide an optimum
surface for different problems. Hence, the value of a
fuzzy processor increases if it is a universal approxi-
mator of surfaces.
This paper addresses the design of fuzzy proces-
sors aiming at a twofold objective: efficient approxi-
mation of different and even dynamically changing
surfaces and hardware simplicity. We will focus on
implementing fuzzy inference engines with fixed T-
norm, T-conorm and defuzzification operators suit-
able for these purposes. Approximation of a given
output surface is achieved by programming adequate
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parameters that define the antecedents and conse-
quents of the rules. This is discussed in Section II.
Another relevant point is to choose an efficient archi-
tecture. The selected architecture is briefly described
in Section III. Digital programmability is preferred to
ease user interface and to store the different parame-
ters. This also eases manual or automatic tuning of the
fuzzy processor when adaptation is required. Mixed-
signal current-mode blocks are employed to imple-
ment rule processing. They admit digital programma-
bility and provide the fuzzy processor with an analog
I/O interface that allows direct communication with
the usually analog sensors and actuators. These
blocks are described in Section IV. Section V discuss-
es adequate learning algorithms to tune the described
fuzzy processor. A mixed-signal design is efficient
because no high resolution is required in most of
fuzzy applications. This is illustrated in Section VI
with an example of application to the on-line identifi-
cation of a non-linear plant.
II. A universal approximator fuzzy processor
Many types of fuzzy systems have been proved to
be universal approximators [4-5] so that given a par-
ticular problem, they are theoretically effective. The
problem is to select the most appropriate one.
From a hardware point of view, it is convenient to
implement singleton fuzzy systems, also known as
zero-order Takagi-Sugeno’s systems. They represent
the consequents by singleton values, ci, and provide
the following output:
(1)
Regarding representation of antecedents’ fuzzy
sets, piece-wise linear membership functions are easy
to implement (especially working in current-mode) as
well as very suited to be digitally programmed [6].
Another choice to do is the selection of the operator
that combines the antecedents of a rule (to calculate
hi). The most popular ones are the minimum and the
product operators. A multi-input minimum circuit is
simple to design in current-mode while a multiplier is
more complex [6]. However, the output surface pro-
vided by a fuzzy system that employs the minimum
operator is generally non-linear while employing the
product operator it is piece-wise multi-linear or multi-
affine. The authors in [7] demonstrate that fuzzy sys-
tems whose input membership functions cover the in-
put universes of discourses as shown in Figure 1 have
better approximation accuracy when employing the
product instead of the minimum connective. Since
one of our objectives it to achieve efficient approxi-
mation, we will focus on implementing these fuzzy
systems with the product operator. They provide the
following output:
with (2)
where K is a constant (Σihi = K).
The programmable parameters are the points ai of
each input variable and the singletons of the rules. We
describe the architecture and the building blocks of
these processors in the following.
III. A fully-parallel architecture
The building blocks required to implement the se-
lected fuzzy system are: (a) MFC’s that implement
antecedents’ membership functions, (b) T circuits to
compute hi by antecedents’ connection (by product
operator), and (c) CONS blocks that implement the
product hi•ci. A final divider circuit is not required be-
cause the sum Σihi is constant.
Since a singleton fuzzy system is inherently paral-
lel in its input variables and rules, there is always a
trade-off between high inference speed (parallel
processing) and low silicon area (sequential process-
ing).
From the inherent grid partition of the selected
type of fuzzy systems, an architecture that shares the
MFC’s is preferred. A relevant feature of fuzzy sys-
tems is that input variables typically trigger a small
number of the total number of rules, so that the max-
imum number of rules that are simultaneously active
is αu, where α is the overlap factor, that is, the maxi-
mum number of active fuzzy sets per input. In our
case, α is 2. Fully-digital fuzzy chips have been re-
ported in the literature that take advantage of this fea-
ture, thus processing only the αu active rules [8-9]. To
allow parallel processing of these rules, the proposal
in [8] is to employ αu copies of the rule memory and
to use multibit computing operators, which are very
area consuming. On the other side, the digitally-pro-
grammable analog fuzzy chips reported in the literat-
ure offer parallel computing with lower hardware re-
sources but they implement much less rules than the
fully-digital ones (for instance 4 [10], 9 [11], 15 [12],
or 49 [13] against 102 [14], 128 [15], 512 [16], or 960
[9]). In addition, these digitally-programmable ana-
log fuzzy chips do not optimize digital part because
the programmable parameters are stored in digital
registers and the selection circuitry consists in exten-
sive matrixes of switches (multi-port-like digital
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memories) which occupy a large area (for instance,
the 93% of the total area of the programmable chip
described in [12] is occupied by the digital part).
To avoid these problems we have selected the ar-
chitecture presented in [17] that shares the MFC’s but
not the CONS’s and that implements all the possible
rules, Lu, to be suitable for many applications (where
L is the number of fuzzy sets per input). This architec-
ture allows optimization of both the analog and digital
part of a fully-parallel fuzzy processor. The analog
core is optimized by using an active-rule driven
scheme. This scheme reduces not only the number of
MFC’s required, from L•u to 2•u,  but also the number
of T’s and CONS’s, from Lu to 2u. The analog core
mainly depends on u, and basically remains the same
independently of the number of labels, L, per input,
and the total number of rules, Lu (for example, it is ba-
sically the same for chips with 3x3=9 rules or
13x13=169 rules). The digital part is also optimized
by using an adequate memory organization that
makes it possible to retrieve all the required parame-
ters in parallel from standard digital RAM’s without
a need for replication or multi-port costly memories.
Figure 2 illustrates this architecture for the fuzzy sys-
tem here selected in the case of two input variables.
Figure 3 shows the partition of the antecedents’ and
consequents’ memories for the case of four labels per
input. In this example, the odd ai points of the input
variables are stored in the M1 parts of the correspond-
ing input memory while the even ai points are stored
in the M2 parts. Regarding the consequents, the M1
part of the Z-Mem, for instance, stores the singletons
c1, c3, c9, and c11. Considering adaptive fuzzy proces-
sors, this architecture is also advantageous since, giv-
en an input, only the parameters associated with the
active rules take part in the adaptive phase, similarly
to that happens in the inference phase.
IV. Building blocks of the inference core
The MFC’s have to generate the following expres-
sion (according to Figure 4b):
(3)
where x is the usually analog input and x1, x0 are the
digitally programmable parameters (ai points) given
by the X-Memory.
Two substractions and a division have to be imple-
mented. If digital circuitry is employed, one A/D con-
verter is required to convert each input variable to the
digital domain. Our proposal is to employ mixed-sig-
nal processing so that an A/D is exploited to imple-
ment the division (see Figure 4a). Since no high
resolution is required by most of fuzzy applications
(we will see an example in Section VI), this A/D can
be designed as a continuous-time algorithmic con-
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verter based on current mirrors (That is why it is
named A/D-mirror in Figure 4a). The rest of the MFC
consists of two digitally programmed current mirrors,
named D/A-mirror in Figure 4a. They enable to im-
plement the substraction x-x0 and x1-x0 by wire con-
nection (supposing that the input variable is
represented by a current). Description of these A/D
and D/A-mirrors, that is the selection of their struc-
tures and data about their silicon area occupation,
power consumption and operation speed can be found
in [18]. As an example, the combination of a 5-bit A/
D- and a D/A-mirror occupy an active area of 0.08
mm2 in a 2.4-µm CMOS technology. From Hspice
simulations, the response time of the combination is
120 ns for a static power consumption of 409 µW
(working at a 3-V power supply).
The outputs of an MFC so designed are two digital
words, as follows:
 and (4)
where Q(.) is a quantization operator.
The T circuits implement a product connective by
also employing digitally programmed current mirrors
as shown in Figure 5a. The output currents of these
circuits represent the activation degrees of the active
rules. The CONS’s are also digitally programmed
current mirrors (Figure 5c). Their output currents are
wired out to provide the global crisp output of the
fuzzy processor.
A feature of an active-rule driven architecture is
the need for additional circuitry to select the anteced-
ents’ parameters, ai, and the consequents’ parameters,
ci, from the digital memories. This additional circuit-
ry compares each input variable with the points ai of
its corresponding space to obtain a control digital
word of n bits, (b1, ..., bn) in Figure 3, n being the in-
teger bigger than or equal to log2(L-1). The compari-
son can be done in parallel, using L-2 current
comparators and programmable current mirrors, or in
series, following a binary-tree scheme. In the last
case, the operation takes n clock phases. The n-bit
word controls which ai point is x0 and x1 (this is the
purpose of the MUX blocks within the MFC’s) and
which ci is crr, cll, etc. (this the purpose of the MUX
blocks between the T’s and the CONS’s). The MUX
blocks are digital switches controlled by this word.
Once the control digital word is obtained, the whole
processing of all the active rules is carried out in par-
allel, in a few hundreds of nanoseconds (depending
on the technology).
V. Adequate learning algorithms
A fuzzy processor designed with the described ar-
chitecture and building blocks approximate a given
output surface by properly programming the values of
the ai points and of the singletons. If the fuzzy proces-
sor works in a dynamically changing environment, it
has to be combined with a tuning/learning block that
updates the programmable parameters to match the
new situation. We briefly describe in the following
simple learning methods that can be implemented off-
chip or on-chip with the fuzzy processor. We will fo-
cus on supervised learning methods, which can be
employed when a set of training patterns is available.
Tuning of singleton values
Since the output of a singleton fuzzy system is a
linear function of the singleton values, a gradient-de-
scent method is very suitable to optimize them. The
generic gradient-descent updating equation for a sin-
gleton value, ci, is:
(5)
where η, the learning rate, is a suitably chosen con-
stant and E, the error, is a performance index of how
well the desired function, g, is approximated by the
fuzzy system output, z. E is usually defined as the
mean quadratic error over a finite set of training data
or a finite time interval [k+1-T, k]:
(6)
Taken for z the expression in (2), the parameter ci
is then adjusted as:
(7)
This updating can be performed off- or on-chip.
The circuitry required for on-chip implementation is
described in [19]. Equation (7) represents a block or
batch learning algorithm where each singleton value
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is updated after the presentation of T patterns. More
adequate for on-chip implementation, although less
effective in general, is on-line learning, where the sin-
gleton value is updated after the presentation of 1 pat-
tern (T=1). For certain applications like adaptive
noise cancellation batch learning is required. For oth-
er applications, like identification of non-linear dy-
namical plants, on-line learning can be enough.
Tuning of antecedents’ values
In some cases, the input spaces can be uniformly
partitioned and only the singleton values can be ad-
justed. However, there are several applications for
which this solution would conduct to very fine parti-
tions and consequently many rules to achieve a given
approximation accuracy. In these cases, adjusting of
antecedents parameters is also convenient, although
this is much more difficult than consequent tuning.
One of the causes is that the dependence of the fuzzy
system’s output on the antecedents’ parameters is
nonlinear so that the optimization process based on
gradient-descent techniques can be trapped at local
minima. The tuning parameters are the points, ai, of
the input spaces (remember Figure 1). If L labels cov-
er an input space, we will have L-2 tuning parameters
in that space because the extreme points are fixed.
Another cause that makes it difficult antecedent
tuning is that the expressions of the partial derivatives
of the error function are much more complex than for
the consequents. To avoid this problem, a weight-per-
turbation learning algorithm has been chosen [20].
This is an error-descent method with a very simple
updating equation:
(8)
where β is a suitably chosen constant and ∆E|p is the
error variation for the pattern p and for a small pertur-
bation in the parameter ai. ∆E|p is calculated as:
(9)
where zpert is the output of the fuzzy system when pa-
rameter ai is perturbed. Signal β•(z-g) is supposed to
be provided from outside the chip, as in the conse-
quents and equation (8) can be implemented off- or
on-chip [19].
VI. Example of application: on-line identification
of a non-linear plant
Adaptive fuzzy chips of low resolution (below 8
bits) and with a few parameters to adjust can be suc-
cesfully employed in several applications. To illus-
trate this, we have applied the above described
learning algorithms to tune a fuzzy processor to iden-
tify the following nonlinear process (Figure 6a):
(10)
An adaptive fuzzy processor with 8 labels per in-
put (6+6+64=76 tuning parameters) has been de-
scribed by C language. A resolution of 7 bits has been
considered for the D/A and D/A-mirrors of the build-
ing blocks. 121 training patterns have been used.
When only the 64 singleton values are on-line tuned,
the final root-mean squared error (RMSE) reached af-
ter 9 epochs is 3.4% (Figure 6b). If the antecedents’
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parameters (12 points) are also tuned on line, the
RMSE decreases to 0.9% after 85 epochs (Figure 6c).
Initially, the antecedents’ membership functions cov-
ered uniformly the input spaces and all the singleton
values were 0.5.
Robustness of an adaptive fuzzy processor against
errors in its circuitry has been confirmed in this exam-
ple. A 20% gain error was introduced in one of the D/
A-mirrors of a T circuit and the same training was
performed. An RMSE of 1.0% was obtained after 170
epochs.
VII. Conclusions.
This paper has focused on the design of adaptive
fuzzy processors. Optimization of this design has
been done taking into account theoretical and practi-
cal issues. Considering theoretical issues, we have de-
cided to implement zero-order Takagi-Sugeno’s sys-
tems that employ the product as the connective oper-
ator of the antecedents and that cover the input spaces
with triangle-shaped membership functions whose
overlapping is 50%. These systems offer good ap-
proximation and tuning properties. Considering hard-
ware implementation, we have employed a fully-par-
allel active-rule driven architecture, where the pro-
gramm-able parameters are stored in standard digital
RAM’s and the computing blocks are implemented
with mixed-signal circuits based on current mirrors.
Error-descent learning algorithms have been applied
to tune this processor. A mixed-signal design is effi-
cient because high resolution is not required in many
applications as shown with an example of a plant
identification.
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